Design and Performance Testing of a 2.29-GB/s Rijndael Processor
نویسندگان
چکیده
This contribution describes the design and performance testing of an Advanced Encryption Standard (AES) compliant encryption chip that delivers 2.29 GB/s of encryption throughput at 56 mW of power consumption in a 0.18m CMOS standard cell technology. This integrated circuit implements the Rijndael encryption algorithm, at any combination of block lengths (128, 192, or 25 bits) and key lengths (128, 192, or 256 bits). We present the chip architecture and discuss the design optimizations. We also present measurement results that were obtained from a set of 14 test samples of this chip.
منابع مشابه
A 2.29 Gbits/sec, 56 mW Non-Pipelined Rijndael AES Encryption IC in a 1.8V, 0.18 μm CMOS Technology
In October 2000 the National Institute of Standard and Technology (NIST) chose the Rijndael algorithm as the new Advanced Encryption Standard (AES). In this paper we present an ASIC implementation of the Rijndael core. The core includes a non-pipelined encryption datapath with an on-the-fly key schedule data path. At a nominal 1.8V, the IC runs at 125 MHz resulting in a throughput of 2.29 Gbits...
متن کاملEffect of Different Levels of Germinated Barley on Live Performance and Carcass Traits in Broiler Chickens
An experiment was conducted to evaluate the effect of different levels of germinated barley (GB) on live performance and carcass traits in broiler chickens. The experiment lasted for 5 weeks starting from 7 days of age and ending at 42 days of age. Chicks (Ross 308) were fed six dietary treatments including a corn–soy diet (corn diet), a barley–soy diet (barley diet), a barley diet plus enzymes...
متن کاملA High-Throughput Processor for Cryptographic Hash Functions
—This paper presents a high throughput ApplicationSpecific Instruction-set Processor (ASIP) for cryptographic hash functions. The processor is obtained via hardware/software codesign methodology and accelerates SHA (Secure Hash Algorithm) and MD5 hash functions. The proposed design occupies 0.28 mm (66 kgates) in 65 nm CMOS process including 4.5 KB single port memory and 52 kgates logic. The t...
متن کاملArchitectural Optimization for a 1.82Gbits/sec VLSI Implementation of the AES Rijndael Algorithm
This paper discusses the architectural optimizations for a special purpose ASIC processor that implements the AES Rijndael Algorithm. In October 2000 the NIST chose Rijndael as the new Advanced Encryption Standard (AES). The algorithm has variable key length and block length between 128, 192, or 256 bits. VLSI architectural optimizations such as parallelism and distributed memory are discussed,...
متن کاملDesign and Implementation of Field Programmable Gate Array Based Baseband Processor for Passive Radio Frequency Identification Tag (TECHNICAL NOTE)
In this paper, an Ultra High Frequency (UHF) base band processor for a passive tag is presented. It proposes a Radio Frequency Identification (RFID) tag digital base band architecture which is compatible with the EPC C C2/ISO18000-6B protocol. Several design approaches such as clock gating technique, clock strobe design and clock management are used. In order to reduce the area Decimal Matrix C...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2001